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3ABSTRACT
An arithmetic processor is constructed with square-hystersis loop
magnetic cores which serve as digital stores. The detail circuitry for
the processor is given,, its advantages over the conventional binary ones
are discussed. Also, some practical difficulties of using magnetic cores
to carry out decimal computation are explained and the practicability of
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1CHAPTER 1. INTRODUCTION
Although the development of binary logic is found very successful,
multivalue logic, especially decimal logic, is still a subject of research
work in many countries. It is partly due to the curiosity of human being,
but the main reason is that men want to seek for an electronic computation
system which accords with their daily experiences. Men have ten fingers,
so they count things from "one" to "ten". With this decimal number system,
a fundamental arithmetical concept is built. Thus it is natural for men
to pursue an electronic computation device which works on the decimal
basis. However, almost all the electronic devices have only two basic
states: "ON" and "OFF". This makes binary computation concept take an
important position in computer and the conversion of decimal number to
binary or vice versa is the inevitable step in the computerized manipulation
procedure. Although much attention have been paid to bring decimal computat-
ion concept into practical basis, there are still much difficulties which
have hindered and will prevent further development to be overcome. These
difficulties include the unavailability of multi-level switching devices
and the multi-value storing elements. As a very first step in decimal
storage, some people had tried to investigate the possibilities of storing
multi-bits in one single magnetic core by inputing currents in equal and
well-controlled amount instead of applying a large current in one time.
When this idea was first disclosed in 1952 by Duffing-Tschermark (5),
many researchers and engineers were attracted.. Pittmannt(17) built a time
delay circuit in 1955, bringing the idea of multilevel switching by magnetic
core into practical basis. After that, Schaeffer (21), Sakurai-Tanaka 120'
Hardies(7), Nisbet(14), Freeman (6) Carter-Knoke(3), Rozenblat (18)
2and Ho(9) tried to investigate the application of multilevel-switching
magnetic core in pulse counting. In 1971, Ho (10) proposed an improved
and simplified multipulse magnetic counter circuit. This counter has
the remarkable feature that the magnetization runs in cycle and thus
requires no reset for each time it counts to the highest value. This
relieves one important restriction on the length of the idle period
between two input pulses, and allows further possible application in
high-speed read-in and read-out in computer memory. In 1975, Ho(11)
further developed his idea of mui tivalue core counter into direct storage
of decimal number in a single permalloy G magnetic core. This raises
the possibility that multivalue storing magnetic core can be used in
data storage in computer.
At the same time, there were other magnetic counting cores under
developed. They were the transfluxor (2,8,19,23), BIAX element (15,16)
and the compound cores (1). All these devices are used as analog storage
elements and the stored flux levels can be read nondestructively. However,
as an analog storage unit, error is unavoidable in the read-out process.
According to Ohbuchi and Sakurai in 1974 (16), the accuracies of read-out
with respect the input voltage integral and the stored flux levels of the
BIAX element are 14.6% and 2.1% respectively. Although the accuracies
can still be improved, the reliability is yet expected to be lower as
compared with that of digital system.
The multivalue magnetic core storage device proposed by Ho(11) in
1975 sugguested a practical way to obtain a digital nondestructive
read-out from a simple toroidal core. The flux of the core is detected
in discrete levels while it is driven in a symmetrical manner. The B-H
hysteresis loop with discrete level changing is shown in Figure 1.1.
3From this figure, it is clear
B
that the reset of the core for
+Br
+Bs
each cycle is not neccessary.
In the same year, Mak, who
worked under Ho, showed that
the flux increment in the core
is linear in time. He also
- Hc Hc H
discussed the application of
these multivalue storing cores
in constructing a reversible
decimal counter and in perform-
ing arithmetic operation.
- BSThe present research is
- Br
basically an extension of Mak's
and Ho's work. An arithmetic Figure 1.1, Symmetrical stepwise flax
change in a square hysteresis B-H loop.
processor is built by intercon-
necting the above-mentioned magnetic permally G core decimal counter with
some common binary TTL components. The circuits for the simple arithmetic
operations such as addition, subtraction, parallel multiplication and
division are given. Through the construction procedure, the practicability
of multivalue storage of a cores is studied in more detail.
CHAPTER 2. DECIMAL STORAGE ELEMENT: THE MAGNETIC CORE COUTER
The decimal counter proposed by Ho 1 u is shown in Figure 2.1 below.
Assume that the core is
initially set at the negative Vc
Q3
saturation, and in the quiescent 0 V,l R,R,
D,condition, transistor Q 1 is on N, DN2r -A
R, v vwhile Q2 and Q3 are off. If a R2
Q Q,2
positive input pulse Vin of known
volt-time integral is applied to
the base of transistor Q, the
Figure 2.1, a magnetic counter
diode D connected to the collector
of the on transistor Q1 will be the first to conduct while D2 remains
non-conducting. A current i, will start to flow through the left winding
N19 D1 and the transistor Q1, generating a magnetic impulse to magnetize
the core to its first induction level which is indicated in Fiure 22.
8When this magnetic impulse ceases,
a remanence is obtained corresponding uC
to that induction level. Further
application of input pulses to the
base of Q3 will give rise to further
continual current impulses to the H
transistor Q1, thus eventually
driving the core to its positive
1 LI6t CaductOnsaturation in equal steps. According
lNu.L
to Ho's work in 1975, the number of
-Bs
pulses that will bring the flux Figure .2.2
5inside the core from negative saturation to positive saturation is given





where h is the height and a and b are the inside and outside radii of the
toroid, lc is the mean length of the core, t is the input pulse duration
and A is the cross-sectional area of the core. BS is the magnitude of
induction B-field at positive saturation (Figure 2.2).
When the flux of the core reaches the positive saturation state,
the induced e.m.f. across the winding N1 collapses, a positive voltage
will be transmitted to the base of transistor Q2 causing it to conduct
and Q1 will follow the change into a state of non-conduction by the flip-
flop action. The magnetic core is now excited with the winding N2 and
similar operation runs until the core is driven once again to its negative
saturation. The total number of pulses required to drive the core to run
a complete cycle is therefore eaual to 2n.
This counter can be used as a multi-radix memory unit if the number
of dri-ving steps per cycle, 2n, is chosen to be a whole number. In the
decimal case, 2n must be equal to ten. In other words, a Change of magnetic
flux in ten steps is required for going round the B-H loop once.
A non-destructive decimal memory unit can be obtained if an output
circuit is connected to the above-mentioned counter as shown in Figure 2.3,
Input pulses are driven in through Q3 in the usual manner while an output
pulse is obtained whenever Q, is changed from off condition to on.
We denote this memory unit (or so called the magnetic counter) by
the symbol indicated in Figure -2.4. Note that in Figure 2.3 a pulse former















Figure 2.3. A non-destructive decimal memory unit
to give a pulse with preordained volt-time integral whenever it is triggered
by a pulse of arbitrary waveform. This ensures the changes of flux level
in the core are equal. The input terminal for the pulse former is symbolizes
by C (Figure 2.4).
Another point to be noted is
Sis 0the input terminal T to which the
?Momor y
vnittriggering pulse is applied in ordex
T
to alter the flip-flop states.
Figure 2.4.
Symbol for the decimal memory
unit of Figure 2.3.
7CHAPTER 3. READ-OUT METHOD AND COMPLEMENTARY OPERATION
It has been pointed out in the previous section that a great number
of electric pulses can be stored in a single magnetic core by building up
stepwise magnetic flux in the core as indicated by the B-H hysteresis
loop in Figure 1.1. In order to store a decimal number, the B-H hysteresis
loop should then run one complete cycle for every ten input pulses as
shown in Figure 3.1 below. The decimal numbers which are associated with
the corresponding flux levels are also given. Note that there is a small
difference in flux remanence, 8, between each flux level and its complement.
This is one of the non-ideal characteristics of the magnetic core. in
linear magnetic switching operation, this quantity isus a constant (12).
(a) (b)
Figure 3.1. The B-H loop for decimal counter core is shoim in (a); the
decimal number corresponding to each flux level is given in (b).
The number of pulses stored in the core must be able to be read out
without destroying the content. To accomplish this task, a circuit is
connected up as shown in Figure 3.2. In this simple circuit, it can be
seen that not only the number which has been stored in the core can be
read out, its tenth complement can also be obtained easily. The Read Pulse
























(a) circuit for reading
out the normal output &
normal 10-complement1
s,output from the memory
NQunit. (b) the internal is FF,S2
0connections of the Read-





signal which changes the terminal (R) to high. Ten positive pulses are
generated from the terminal (RP). At the end of the tenth read pulse, (P..)
returns to its original state, a positive pulse also appears at the terminal
(NM). In this way, the flip-flop (FF1) is triggered first by the output
pulse from the (o/p) terminal of the magnetic counter and then reset by the
pulse from the (MP) terminal of the RPG, giving the normal output through
one AND gate and its normal tenth complement through the other. These two
output gates are further controlled by another flip--flop (FF2), the state
of which determines which kind of output is allowed to pass.
The nineth complement of a number can also be obtained simply by
reducing the number of pulses from the normal tenth complement output of
the Read-Out Gate (ROG) (Figure 3.2) by one. This is accomplished, for
example, by feeding the normal tenth complement output first through a
flip-flop and then a AND gate as shown in Figure 3.3. The output obtained
in this way will then be a train of
positive pulses the number of which
-canyter,1e4t0isis one less than that of the original FF10-complenut output
0
I R Qoutput. Since nineth complement plays
an important role in the arithmetic
Figure 3.3.
Circuit for reducing theoperations such as subtraction and
number of pulses by one.
division, the original ROG must be
modified. The complete circuit for the Modified Read-Out Gate (MROG) is

















Internal connections of a MROG.
The readout method mentioned above gives us a way to obtain a normal
tenth complement (also the nineth complement) of a number which has been
stored in a normal forward-running magnetic counter. The other way to
obtain complementary information from a magnetic counter is to alter its
flux state by applying a positive pulse to the T--terminal of the counter
(Figures 2.3 2.4). Refering to the circuit in Figure 2.3, the triggering
pulse affects the state of both transistors, Q and flipping their1
states according to the action of a flip-flop. If the stored number is
n and the small difference in flux remanence between the flux level and
its complement, S, is included, the number that is to be obtained from
a flipped counter will be 10- n -6 (Figure 3.5). This is defined as




riE iu-e }.D. bctnvetic illustration of the auxiliary tenth
complement of a number n. (a) assume the
number stored is 3 (b) its auxiliary tenth
complement will be 10- 3 -6" or "7 -6
The readout method proposed above is a non-destructive one, In
contradiction to it there-is another readout method which always destroys
the stored information and brings the flux content back to the negative
saturation state. This destructive readout, method cannot, of course be
used in ordinary data processing operation in which the stored data are
expected to remain in the storing unit (magnetic counter) even after they
are being read out. Yet it turns out to be very useful in the case when
division is to be performed. The basic idea for this destructive readout
process is substantially the same as that in the non-destructive case.
Refering to Figure 3.6, clock pulses are sent into the magnetic counter
via an AND gate which opens only when the associated flip-flop is set by a
triggering signal applied through the input terminal (S). If the number
stored in the counter is 3, then after seven pulses have been sent into
it, the flux content is set back to its negative saturation which represents
a zero. A output pulse is given out at the (o/p) terminal of the counter.
This'signal reset the state of the flip-flop immediately and thus closing
the AND gate altogether. At a result, seven pulses are obtained as the
normal tenth complement of the number orginally stored in the magnetic
counter and the content in the counter is destroyed.
norma?10-complement
CK
Atert Ic gip-Ifiyr,etrcI= Ql0 3 rowterFF T0IQ_ R Q
Destrustive
(DRu) Roadoutunit
Figure Sabo To obtain the normal tenth complement output
from a magnetic counter by the destructive
read-out method. Here, the Destructive Read-
out Unit (DRU) is introduced.
CHAPTER 4. A MULTI-DIGIT DECIMAL REGISTER
If the decimal number to be stored is a multi-digit one, several
magnetic counters (also called the memory units) will be used simultaneously.
It will be convenient for us to form a multi-digit decimal register by
arranging the magnetic counters as shown in Figure 4.1(a) (the symbol for
this register is shown in Figure 4.1(b)). In. this figure, four magnetic
counters are connected together so that a four-digit decimal number can be
stored. The AND gate and CF Unit (the Carry Forward Unit) appear inbetween
two counters are to enable the forward carry from one counter to another.
The AND gate is to allow the direct carry while the CF Unit is to ensure
each carrying pulse would not mix up with the input pulses which are para-
llelly transfered from other register in the parallel transfering process.
The internal connection of the Carry Forward Unit is given in Figure 4.1(c).
If now, the parallel transfer of data from some other register into Register
A is to be performed, terminals (Cj) and (Ci) of the register are initially
placed at low while (S2) is high. As a result of receiving input pulses
via the input terminals A1(C) etc., the individual memory unit may yield an
output pulse at the terminal (o/p), which will carried forward to the next
unit. If, say, a carry pulse appears at the terminal A1(o/p), the state of
the flip-flop in the CF1 Unit will be set to high. After the parallel
transfer process is finished, a pulse is sent to the terminal (Ci), result-
4
ing in a carryng pulse appearing at the output terminal (Ca) of the unit
and reseting the state of the flip-flop. In this way, the carry process is
accomplished. The decimal register introduced in this chapter is the most
essential element in both data storing and processing operations. This will
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S FFS(a) The circuit for a 0'A, Cc) A(Cj) A,(%)
Decimal Register R cR'A2(C) .DecimaL registeer A2(%)
(b) The symbol for the
A3 (c) A A3(%)Decimal Register (c)
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CHAPTER 5. ARITHMETIC OPERATION: BASIC IDEA
5.1. INTRODUCTION
In performing arithmetic operations, the adventages of the decimal
system over the binary one can be immediately seen. For all the computation
machine with radix other than ten, the conversion of decimal to that radix
and that radix to decimal is inevitable. It can be found that in representing
a decimal number, binary and tetrad systems are the two most efficient number
systems, because both utilize ten states out of 24 of 42 available states.
The ternary system, which was considered by Morris, Alexander and other
scientists as the best number system since it requires the least amount of
storing equipment(13) ,is found to be one of the least efficient number
3
system on account of utilizing ten states out 3 available states.
Nowadays, most computing machines are operated in binary nature, and
the conversion from decimal to binary and from binary to decimal is performed
in the peripheral input-output (I-0) equipment (such as card puncher, card
reader, etc.). Although peripheral 1-0 equipment has proven to be very
practical and economical for large computer installation, when the computation.
tasks become smaller and the frequency for operator updating increases, as
in a calculator or calculator-type computers, a more direct link between
the computing circuits and the human operator must be provided. This urges
further minimization in the conversion hardware. But, as it was pointed out
before, binary system is already one of the most efficient system other
than decimal itself, so it is quite clear that we have no way out except
involving ourselves in the investigation of decimal number system.
In order to minimize conversion hardware, calculator circuits must
operate with decimal numbers. But since only binary devices are common and
15
work can be done efficiently only by using available hardware, the weighted
BCD number systems are introduced. However, it has been shown that the BCD
codes are even approximately 20% less efficient than the pure binary code S22)
Table 5.1 shows how the two common BCD codes, the (8-4-2-1) and the X3 codes,
take the place of decimal numbers in binary circuits. From this table, it
can be predicted that work will be much more simplified if we could use















The fundamental arithmetic operations such as addition, subtraction,
multiplication and division can be performed in decimal nature by inter-
connecting together the decimal registers which have been introduced in
Chapter 4. The basic idea for each operation will be discussed with emphasis
on its contrast with the corresponding BCD case.
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5.2.1. Negative Number
Negative BCD numbers are represented in one of the following three
codes (22):
1. The ninth complement code, which is obtained by subtracting it
from 999...99. In general, the ninth complement of a BCD number
X is
2. The tenth complement code, which is just one larger than the ninth
complement. If the BCD number is X, then its tenth complement is
given by
3. The sign-and-magnitude presentation, which is obtained by simply
adding the polarity sign(+) or(-) in front of the BCD number.
For our decimal case, these three coding methods can also be applied.
Note that the tenth complement coding method for our decimal numbers is
different from that used by the BCD numbers. If the decimal number is Y
with n digits. that is.
then its tenth complement will be
where m is the number representing the register's limit. The definition
for the ninth complement is straightforward since it makes no difference
with that of the BCD code. One special characteristic of decimal number
storing by the present magnetic counter is the auxiliary tenth complement,




Addition in BCD code is rather complicated. Taking the (8-4-2-1) code
as an example, the sum of two single-digit numbers would never exceed 1001.
If once the value of the sum exceeds 1001, it must be corrected by adding
0110 to the uncorrected sum so that a new carry can be generated and the
correct and allowed number is obtained. This necessitates not only additional
hardware but also valuable comutation time. (22)
On the contrary, decimal addition is extremely straightforward. It
bases on the same idea as the paper and pencil manipulation of decimal
numbers. The only difference is that the addition for all the digits is
carried out at the same time (parallel addition),and then all the carrys
are taken care of in the next step. For example, if 6789 is to be added
to 0312, the procedure will be accomplished in three steps:
6 7 8 9
-0 3 1 2
6 10 9 11 first step
6 0 9 1
1 0 1 0
7 0 10 1 second step
7 0 0 1
0 1 0 0
7 1 0 1 Sinai result
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5.2.3. Subtraction
BCD suotiraction can be achieved either directly or by adding the
complement. Both methods are used in electronic calculators and there is
only little difference in the amount of hardware required for the two.
The subtraction algorithms for the BCD codes (for example, the 8-4-2-1
code) is not simple. If the number N and a possible borrow are subtracted
from the number M, there are 20 possible values for the difference (+9
to -10). To obtain the r 2proper result, the difference must be corrected 2`
(Table 5.2). If 0409 is to be subtracted from 0428, then the difference,
0019. will be obtai nPr] 4nhrPP gt.anc
Decimal code code
Minuend 0 4 2 8 0000 0100 0010 1000
Subtrahend
-0000 -0100 -0000 -10010 4 0 9
Uncorrected




Difference 0 0 1 9 0000 0000 0001 1001
If 0428 is to be subtracted from 0375, then four steps are needed:
Decimal code (8-4-2-1) code
0 3 7 5 0000 0011 0111 010
-0-4 8
-0000 -0100 -0010 -1000






-1 9 4 7 1 1 1 1 1 nn? ni nn nI
-110
-0001
9 9 4 7 1001 1001 0100 011 1






M- N i f fr?rPn riborrow borrow difference
C 10019 0 1001
8 0 1000 0 1000
7 0111 0 0111
6 0110 0 0110
n1 n105 0 0101
01000 n1 nn04
0011 00 003
00102 0 0 0010
1 0 0001 0 0001
0 0 00000000 0
1 1111 -01101 1 1001
2 -01101 1110 1 1000
1 -01101101 13 11
-11100I 14 0110 o11
-01,1101 1011 1 0101
16 1010 1 0100 -01 1 0
A10017 1 0011 -01 10
1 nnn8 1 -01101 0010
-0110I 0111 1 00019
10 1 10110 nmicT0000
all the negative binary numbers are represented in its 2's comple-
ment form
Table 5.2. Correction for the
(8-4-2-1) code difference.
Decimal subtraction between two magnetic registers can be done in
two ways, one is so called the Auxiliary Complementary Method (ACM), the
other one is called the Ninth Complementary Method (NCM)o
The Auxiliary Complementary subtraction is accomplished by taking
the auxiliary tenth complement. form of the minuend in one register (for
the sake of convenience, called the Register A) and then adding the
20
subtrahend (which is assumed to be stored in Register B) into it. If the
difference of the two numbers is positive, subtraction will be finished in
only four steps. Considering the previous example: 0428- 0409= 0010/0
If we take, M= 0428 (which is stored. in Register A), N= 0409 (which is
stored in Register B), then the subtraction procedure will be:
first step: the minuend M is read into another Decimal Register C,
second step: taking the auxiliary tenth complement of the number (M)
in C, thus the number in Register C now becomes:
10-b 6-s 8-s 2-8
third step: adding the subtrahend N to Register C, thus the number in
Register C now becomes:
10-8 10-8 8-8 11-8
fourth step: taking care of the carrys, the number in Register C becomes:
10-9 10-8 9-8 1-8
fifth step: taking the inverse auxiliary tenth complement of the number
in Register C, now the number in it is a correct difference:
U U 1 9
it a large number is subtracted from a smaller one, a negative number
will be resulted. This negative number is to be represented in the sign--
and-magnitude form. As it is shown above that subtraction of a smaller
number from a larger one is rather simple and straightforward, so it is
hoped that the magnitude of the two numbers is compared first so as to
determine which number should be the real minuend of the operation. Since
it is rather hard to compare the content of two registers, thus in order
to save time and the amount of hardwares, the same starting procedure will
be followed. If, for example, 0428 is to be subtracted from 0375, we sh -ail
21
have the same first four steps:
first step: the minuend M is read into another Register C
second step: taking the auxiliary tenth complement of the number in C,
thus the number in Register C now beenmRs!
10-6 7-8 3-S 5-b
third step: adding the subtrahend N into Register C, thus the number in
Register C become
10-8 11--8 9-8 11--8
fourth step: taking care of the carrys, the number in Register C becomes:
overflow F--- 1--8 1-8 10-8 1--6
the overflow signal indicates that the subtrahend is greater
than the minuend. Thus the original fifth step will be replaced
by going over all the similar procedure again 1..rith the number
content of the minuend and subtrahend exchanged and the sign
taken into considered. Subtraction will be accomplished in
four more steps
fifth step: taking the auxiliary tenth complement of the number N (now
is the minuend) in Register B thus the number in Register
B now becomes
10-6 6-8 8-S 2-8
sixth step: adding the number M ((now acts as the subtrahend) in Register
A into Register B, thus the number in Register now becomes:
10-8 9-6 15-6 7-6
seventh step: taking care of the carrys, the number in Register B is4
10-8 10- 5-S 7-8
eight step: taking the inverse auxiliary tenth complement of it, the
correct difference is obtained in Register B, with the sign
22
taken into considered:
0 0 5 3
If a negative number is to be subtracted from another negative
number, the procedure is equivalent to adding two positive numbers
together and then a negative sign is being given to the result so obtained.
The other method, the plinth Complement Method (NCM), for decimal
subtraction is accomplished by converting the subtrahend into its ninth
complement form and then adding it to the minuend. In this method, the
auxiliary tenth complementary property of the magnetic counter will not
be employed. Considering the same example: 0428- 0409= 0019, subtraction
will be finished in three steps:
first step: the ninth complement of N (the subtrahend, which is stored
in Register B) is read out and fed into Register A in which
the minuend M is stored that is
9 5 9 0 Nq
0 4 2 8 N
9 9 11 8
second step: taking care of the carrys, the number in Register A becomes:
overflow. 0 0 1 8
third step: the overflow is added back to the least significant digit of
the result. This process is equivalent to the end-around-
carry in the binary case. The final difference now becomes:
0 0 1 9
buDLract on oZ a larger number from a smaller number by Ninth
Complement Method (NCM) is also simple. Considering the following example:
03375- 04428 = - 01053
Subtraction operation will be finished in two steps. The difference, how
23
ever, will be represented in its ninth complement forms Here are the
steps of operation:
first step: the ninth complement of the subtrahend (04428) in Register
B is read out and fed into Register A in which the minuend
( 03375) is stored that is,
9 5 5 7 1 N9
0 3 3 7 M5
9 8 14 6
second step: taking care of the carrys, the number in Register A becomes:
9 8 9 4 6
Since there is no overflow signal, indicating that the
difference obtain is a negative number which is represented
in its ninth complement form. Thus the difference in Register
A should read:
0 1 0 5 3
If n negative number is to be subtracted from another negative number,
bhe procedure follows tha of ACM.
5.2.4. Multiplicatio
The common paper and pencil multiplication method applies both to
the BCD codes and our decimal system. If we multiply a multi-digit number
X, usually referred to as the multiplicand, by another multi-digit number
Y, usually referred to as the multiplier, the product is obtained by
multiplying each digit of X with each digit of Y, obtaining the partial.
24
products which then being expressed according to their positional signfi-
cance and summed together. Here is an example:
Multiplicand 1 2 34
Multiplier 246
740(first partial product)
(second partial product) 4936
24cthird partial product)
Total Product 303564
in BCD multiplication, both the multiplicand X and the multiplier Y
are in the form of digit-serial pulse trains. Each digit, however, may be
operated either in bit-serial or bit-parallel format. Accordingly, the
output signal or product Z will also be a digit-serial pulse train in
either bit-serial or bit-parallel format. The BCD multiplication organization














Figure 5.1. A block diagram showing the general organization
of a BCD digit-serial multiplier.
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The multiplicand X and the multiplier Y are stored in the MC and
MR registers, respectively. Their outputs feed the Adder-Multiplier Unit,
(AMU), one digit pair at a time. The AMU generates the partial products
by multiplying each multiplicand digit with one multiplier digit. The AMU
also sums the partial product with the content or the P register and shifts
the result back into the P register. After n such operations the total
product Z is stored in the P register. The entire operation is under the
control of the Logic Control and Timing Unit.
The idea of decimal multiplication is rather straightforward. The
general organization for the operation is shown in Figure 5.2. The multiplier
Y, which is stored in Register A, is read out in the form of positive pulses.
The multiplicand in Register B is then shifted simultaneously to the Partial
Registers Ci (i= 1,...,n) in which the partial porducts are temporarily
stored. The number of times the multiplicand X is shifted into each individual
Partial Register is under the control of the related logic control units,
which, in turn, are controlled by the number of pulses read out from the
Register A where the multiplier Y is stored. After the partial products
nave been accumulated in all the Partial Registers, Registers A and B are
isolated. The partial products in C1, C2,... and Cn+1 are then added to
Win, which,at the same time, is the Product Register where the Product Z is
)btained. Note that the number of Partial Registers (including the Product
.egister) is the same as the number of digits of the multiplier while the
lumber of digits of the Partial Registers, C1,..., Cn-1, must at least one
Treater than that of the multiplicand. This multiplication scheme is a
Darallel one and thus the operational time can be made very short.
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Considering the same example that X= 246, Y= 1234, and the 11roduct
Z is 303564
first step: 246 is read out from Register A. indicating that 1234 from
Register B has to be shifted into Partial Register C1 twice,
into C2 four times, and into C3 six times. Thus,
12342














second step: C2 is added into C3. The positional significance is taken
care of while shifting. Thus the number in C3 s which now




third step: C1 is added into C3. The positional Significance is taken






















Figure 5®2. A block diagram showing
the general organization
information Linc of a decimal digit-parallel
multiplier.Contrtij//-,'
5.2.5. Division
In division the quotient Z is obtained by subtracting the divisor 1
from the dividend X until the remainder becomes zero or negative. Division
is therefore always a trial and error process, since after each subtraction
the remainder must be tested for its sign and magnitude. Here are four
repetitive steps which common paper and pencil division must follow:
i. The dividend and divisor are inspected for their relative magnitude,
2. An approximate solution*is estimated.
3. The divisor is multiplied with the estimated solution. and the result
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is subtracted from the dividend.
4. The remainder is inspected for sign and magnitude.
It is clear that three of the four repetitive steps are performed
by inspection or estimation. When the division process is implemented in
a calculating machine all these four steps must be performed by hardware.
However, all calculating machine can add, subtract, multiply, and compare
but not estimate. Therefore, the estimation process must be replaced by
combinations of these basic operations. In most division circuits the
divisor is subtracted repeatedly from the dividend or its partial remainder,
and the new remainder is tested for polarity. Instead of estimating, the
particular quotient digit is continually increased from 1 to 2 to 3 and so
on. The process is stopped only when the result of the subtraction is
negative which then followed by some appropiate correction operations.
Numerous techniques and algorithms for BCD division have been
developed. The two most common ones amongst them are the restoring and
nonrestoring techniques. The concept of these two techniques are also
adopted in decimal division which involves the abovementioned magnetic
memory unit.
In the restoring technique, division is done by repeated subtraction
of the divisor from the dividend until the remainder becomes negative. E
Each time a subtraction is made, the quotient is increased by one while
the polarity of the remainder is being checked. A negative remainder
indicates that the quotient has become too large the previous remainder
must be restored and the quotient must be reduced correspondingly. This
is done by adding the divisor back to the negative remainder and subtractin
the last digit of the quotient-by one.
in buD manipulation, the restoring technique is slowe one reason is
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that the restoring operation must be carried out., for each quotient digit.
This drawback is eliminated by employing the non-restoring technique in
which the divisor is subtracted from the dividend or remainder until the
remainder so obtained becomes negative, which is then, instead of being
restored, followed by repeated addition from the shifted divisor until it
becomes positive again. The subtraction of the shifted divisor from this
positive remainder is then gone over and, in this sway, the add-subtract
processes are alternated and the shift processes are continued. Only until
the desired accuracy is obtained does the whole division process stop.




















Ens it was polntiea out in section Subtraction can be accomplished
in two different ways: the ACM and the NCM. Using these two different subtract
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ion methods, we shall, therefore, have two different division schemes
namely, the Auxiliary Complementary Division Method (ACDM) and the Ninth
Complementary Division Method (NCDM). Although there will be some difference,
in the amount of hardware for these two methods, the basic operational idea
is lust the snme.
Despite the fact that the non-restoring technique s i found to be
faster than the restoring one in BCD arithmetic manipulation. We will look
into both cases for our present case and see which one requires less step.
to finish one whole division process.
5.2.5.1 Non-restoring technique
Division by ACDM:
For the ACDM, subtraction is to be done by the Auxillary Complementary
Method (ACM) (Section 5.2.3), Consider the previous example: 178 111
1.6+ R4, here the dividend M (which is assumed to be stored in Register
A) is 178, the divisor N (which is assumed to be stored in Register B) is
111, whereas the quotient (which is stored in Register C, the Quotient
Register) is 1.6. The number of steps required for each division operation
varies according to each individual problem, and may depend on the number
of significant figures needed. Below shows the change of the content in
Register A and Register C:
Register A Register C
0 1 7 8 0 0 0 0
1. taking the auxi. 10-corm.
of the content in Reg. A 10-8 10-8 3-8 2-8 0 0 0 0.
2. parallel transfer of N
into Register A 10-8 10--6 4-S 3-6 0 0 0 1
3. 1-6 1-6 5-S L-S D 0 0 2.
overflaw
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4. shift 1- 8 5-8 4-8 10- 8 0 0 2
5. taking the inverse auxi
10-comp. of the content
in Reg. A and the auxi.
10-comp. of that in C 9 5 6 0 10-8 10-8 8- 8 .10-8
6parallel transfer of N
into Reg. A 9 6 7 1 10-8 10-8 9-8. 1-8
7 . .... ... ... 9 7 8 2 10-8 10-6 9-6. 2-8
8. ... ... ... 10-8 10-8 9-8 3-89 8 9 3
/. . . . . . . 0 0 0 10- 8 10-8 9-8 4-8
overflow
10. shift 0 0 4 0 10-8 9-6 4-8 10-6
11. taking the inverse auxi,
10-comp. of the content
in Reg. C and the auxi.
10-comp of that in A 10-8 10-8 6-8 10-8 0 1. 6 0
1 . parallel transfer of N
into Reg. A 1-8 8-8 1-8 10-8 0 1. 6 1
overflow
13. shift 1-b 8-8 1 1 O-S 1. 6 1 0
14. taking the inverse auxi.
10-comp. of the content
in Reg. A and the auxi.
9 2 9 010-comp. of that in C 9-fie-b 9-s 10-4
15. parallel transfer of N
into Reg. A 9 4 0 1 o-E. 4-8 10-8 1-6
16. ••s Go* 000 9 5 1 2 9-8 4-8 10-8 2-8
17. ... ... ... 9 6 2 3 9-8 4-8 10-8 3-8
18. .... .... .. 9 7 3 4 9-8. 4-8 10-8 4-8
19. 0 0 0 0• 0 0 0 0 9 8 4 5 9-0o .-g 10--S 5-9
20. 9 9 5 6 9-8, 4-8 10-8 6-8
21 0 0 6 7 9-8 o 4-8 10-8 7-8
overfloi, ( 1 o b 0 3)
22. stop, if only 4 significant figures are enough for quotient.
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The procedure of calculation for the above example is very simple.
However, problems arise when the divisor is a factor of the dividend. For
example, 70 is to be divided by 14, the result is 5. Since there is no
overflow signal until a negative remainder is obtained and the process
will keep on running unless a stop signal is applied from a special
detection circuit. Following is the division procedure for 70 t 14 in
which a checking loop is included:
Register A Register C
0 0 7 0 0 0 0 O.
1. taking the aux i. 10-
comp. of the content in A 10-8 10-8 3-8 10-8 0 0 0 0
2. parallel transfer of N
into Reg. A 10-8 10-8 5-8 4-8 0 0 0 1
3 10- 8 10-8 - 6-8 8-8 0 0 0 2
4 10-8 10-8 8-8 2-8 0 0 0 3.
5 10-8 10-8 10-8 10-8 0 0 0 4.
l 0 0 010-8 10-8 10-8 10-8
7 1-8 1-8 2-8 4-8 0 0 0 6,
overflow
Checkinir loontarts
ge taking the inverse auxi0
10--corp. of the content
in Rea. A 9 6 6 0 0 0 60
9. parallel transfer of N
into Reg. A 0 0 0 0 0 0 0 5.
overflow
1U. a number 9999 is added





Another illustrative example is 144+12= 12. The procedure is as
follows:
Register A Register C
0 0 0 00 1 4 4
1. taking the auxi. 10-
10-8 9-8 6-8 6-8comp. of the content in A 0 0 0 0
2. parallel transfer of N
into Reg. A 10-8 10-8 8-8 6-8 0 0 0 1
1-8 1-`8 10-8 6-83 0 0 0 2
overflow
first Checking loop begins
4. taking the inverse auxi.
10-comp. of the content
in Reg. A 0 0 0 29 9 0 4
5. parallel transfer of N
into Re. A 0 0 0 140 0 2 4
overflow
6. a number 9999 is added
into Reg. A 0 0 0 10 0 2 3
overflow
process continues
7® Ming the auxi. 10-
comp. of the content in A 10-S i 0---6 8-a 7-6 0 0 0 1
8. a number 9999 is added
into Reg. A 10-8 10-8 8-8 6-8 0 0 0 1
overflow
parallel transfer of N
into Reg. A 1-8 1-8 10-8 6-8 0 0 0 2
overflow
first Checking loop ends
10. shift 1-8 10-8 6-8 10-8 0 0 2 0
this can be done by transfering a number 0009 into Register C with all
the carrys discarded.
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11, taking the inverse auxi.
10-comp. of the content
in Reg. A and the auxi.
10-comp. of that in C 9 0 4 0 10-8 10-8 8-8 10-8
12. parallel transfer of N
into Reg. A 10-8 10-8 9-6 1-89 1 6 0
13 9 2 8 0 10-8 10-8 9-8 2-8
14 9 4 0 0 10 -8 10-8 9-8 3-8
1 5 9 5 2 0 10-8 10-8 9-8 4-8
16 9 6 4 0 10 -8 10-8 9-8 5-8
1 7 9 7 6 0 10-8 10-8 9-8 6-8
18 9 8 8 0 10-8 10-6 9-b 7--s
19 0 0 0 0 10-8 10-8 9-8 8-8
overflow
second checking loop begins
20. a number 9999 is added
into R A 10-8 10-8 9-8 8-89 9 9 9
no overflow (a 0 1 2)
second checking loop ends
process stops,
If the dividend is not a factor of the divisor, as it is shown in
the following example, 148 (M)$ 12 (N)= 12.33 (Q):
Register A (N) Register C (Q)
0 1 4 8 0 0 0 0
1. shift 1 4 8 0 0 0 0 0
2, taking the auxi. 10-comp,
of the content in A 9-8 6-8 2-8 10-8 0 0 0 0
3. parallel transfer of N
(which has been shifted)
into Reg. A 10-8 8-8 2-8 10-8 0 0 0 1
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4 1-8 10-8 2-8 10-8 0 0 0
overflow
first checking loop begins
5. inverse auxi. 10-comp. of
the content in Reg. A 9 0 8 0 0 0 0 2
6. parallel transfer of N into
Req. A 0 2 8 0 0 0 1
overflow
7. 9999 is added to A 0 2 7 9 0 0 0 1
overflow
process continues
8. auxi. O-comp, of the content
in Keg. A 10-8 8-8 3-8 1-8 0 0 0 1
0 0 019. 9999 is transfered into A 10-8 8-8 2-8 10-8
overtflow
10. Parallel transfer of N
into Reg. A 1-8 10-8 2-8 10-8 0 0 0 2
overflow
first checking loop end
11. shift 10-8 2-8 10-8 10-8 0 0 2 0
12. inverse auxi. 10-comp. of
the content in Reg. A and
auxi. 10--comp. of that in
Reg. C 0 8 0 0 10 -8 10-8 8-8 10-8
13. parallel transfer of N
into Reg. A 0 0 0 10-8 10-8 9-8 1-8
14. 2 0 0 10-8 10-8 9-8 2-8
15 4 4 0 0 10-8 10-8 9-8 3-8
16. 5 6 0 0 10-8 10-8 9-8 5-8
17 6 8 0 0 10-8 10-8 9-8 6-8
18. 8 0 0 0 10-8 10-8 9-8 7-8
19. 9 2 0 0 10-8 10-8 9-8 7-8
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20. 0 4 0 0 10-8 10-8 9-8 8-8
overt low
second checking loop begins
21. 9999 is added to Reg. A 0 3 9 9 10-8 10-8 9-8 8-8
overflow
process continues
22, auxi. 10-comp. of the
content in A and inverse
auxi. 10-comp. of the
content in C 10-8 6-8 10-8 10-8 0 0 1 2
23. 9999 is transfered to A 10-8 6-8 0 0 1 2.
overflo'
second checking loop ends
24. shift 6-8 10-8 10-8 10-8 0 1 2 0
25. Parallel transfer of N
into Reg. A 0 1 2 I8-8 2-8 10-8 10-8
26 9-8 4-8 10-8 10-8 0 1 2 2
27 10-8 6-8 10-8 10-8 0 1 29
28 1-8 8-8 10-8 10-8 0 1 2 4
overflow
third checking loop begins
29. inverse auxi. 10-comp. of
the content in A 9 2 0 0 0 1 2, 4
30. parallel transfer of N
into Reg. A 0 4 0 0 0 1 2
overflow
31. 9999 is added to A 1 2 20 3 9 9
overllou
process continues
32. auxi. 10-comp. of the
content in Reg. A 10-8 7-8 1-8 1-8 0 1 2 3
33. 9999 is transfered into A 1 o_a 6- 10-8 10-6 0 1 2, 3
overflow
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34. parallel transfer of N
into Reg. A 1-8 8-8 10-8 10-8 0 1 2. 4
overflow
third checking loop ends
35. shift 8-8 10-8 10-8 10-8 1 2 4 0
36. inverse auaxi. 10-comp.
of content in Reg. A
and auxi. 10-comp. that
In Reg. C 2 0 0 0 9-8 8-8 6-6 10-8
37. Parallel transfer of N
into Reg. A 3 2 0 0 9-8 8-8 7-8 1-8
38 4 4 0 0 9-8 8-8 7-8 2-8
39 5 9-8 8-8 7-8 4-8
40 6 8 0 0 9-8 8-8 7-8 5-8
41 8 0 0 0 9-8 8-8 7-8 5-8
42. 9 2 0 0 9-8 8-8 7-8 6-8
43 0 4 0 0 9-8 8-8 7-8 7-8
overflow (1 2 3 3)
44, stops, if only 4 significant figures are required for the quotient.
The basic idea of the checking loops can be summarized in the follow.
in2 two cases:
Case i. When the content in Decimal Register A is in its auxiliary tenth
complement form:
The checking procedure has been illustrated in step (5) to step
(10) of the previous example. it includes:
taking the inverse auxiliary tenth complement of the content
in Register A so that addition into Register A is set ready
2). parallel transfer of N, the divisor, into Register A. Since
this is equivalent to adding the divisor once into Register A.
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thus the last digit of the quotient in Register C has to be
reduced by one;
3). to check whether the number in Register A (that is the remainder)
is a zero, a number 9999 is driven into Register A. If a overflow
signal is obtained, that number must not be a zero; if there
is no overflow signal, it can be confirmed that the divisor
is a factor of the dividendnd the division process stops.
4)0 If a overflow signal does result, the process will continue.
The auxiliary tenth complement of the number in Register A is
taken so that subtraction from Register A is set ready;
5). the number 9999 is shifted into Register A; the number in
Register A so obtained is the same as that obtained in step 2)
above;
6). parallel transfer of N into Register A. Since this is equivaler
to subtracting the divisor once from Register A, thus. the last
digit of the quotient in Register C has to be increased by
one. Now we get back the original number in Register A which
we have start with and the checking process stops.
The checking procedure has been illustrated in steps (21) to (23)
of the previous example. It includes:
1). to check whether the number in Register A (that is the remainder
is a zero, a number 9999 is driven into Register A. If there
is no overflow signal resulted (as it is demonstrated in the
second last example: 144 + 12 = 1022), the division process will
be stopped; but if an overflow signal does occur, the process
continues;
Case ii. When the content in Register A is in its normal form
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2). taking the auxiliary tenth complement of the number in Register
A so that subtraction from Register is set ready the inverse
auxiliary tenth complement of the quotient in Register C is
also taken;
3). the number 9999 is shifted into Register A. This is equivalent
to subtracting 9999 back from Register A. Now we get back the
original number which we have started with (although it is
now in its auxiliary tenth complement form) and the checking
process stops.
Division b NCDIA:
For the other division method, the Ninth Complementary Division Method
(NCDM), subtraction is to be done by NCM (Section 5.2.3). The divisor N
(which is stored in Register B) is first converted to the ninth complement
form and then added to the dividend M (which is stored in Register A)
repeatedly until there is no overflow signal resulted, This indicates the
remainder is negative and that the subtraction has gone too far. If the
non-restoring is employed, repeated addition of the divisor to the shifted
dividend will bring this negative remainder to become positive again while
the magnitude of the quotient is being reduced correspondingly. Taking
the example, 48 (M)+ 12 (N)= 12.33, the procedure of calculatJon is
illustrated below:
Register A (M Register C(Q)
0 1 4 8 0 0 0 0
1. shift 1 4 8 0 0 0 0 0
2. subtract the shifted divisor,
1200, from Register A 0 2 8 0 0 0 0 1
overflow
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0 0 203 9 0 7 9
no overflow
(-ve remainder
shift 0 7 9 9 0 o z o0
0 15. add 1200 to Register A 1 9 9 9
6. 0 0 1 803 1 9 9
7 4 3 9 9 0 0 1 7 9
8 6,5 5 9 9
9 0 1 56 7 9 9
10 7 9 9 9 0 0 1 4
11 9 1 9 9 0 0 36
12 0 0 1 212 0 0 0
over low
(+ve remainder)
13. shift 4 0 0 0 0 1 2, 0
14. subtract 1200 from Rea. A 2 8 0 0 0 1 2s 1
overflow
1 60 015 0 1 2. 2
overflow
o o 016 0 1 2, 3
overflow
176 000
17 9 1 9 9 0 1 2 4
no overflow
(--ve remainder
18. shift 1 2 4 01 9 9 9
19, add 1200 to Reister A 23 1 9 9
1 20 3 820 4 3 9 9
1 2 321 5 5 9 9 7
41
22 6 7 9 9 1 2, 3 6
23 7 9 9 9 1 2. 3 5
24 9 1 9 9 1 2 3 4
25 0 0 0 1 2 3 3
overflow
(+ve remainder
26. shift and continue, or stop if only four significant figures are required:
As it nas been shown in the case for ACDM, problems arise when the
divisor is a factor of the dividend since there is no signal to indicate
a stop until the subtraction or addition process has gone too fare The
following simple example can illustrate the situation 12/6=2
Register A (M) Register C (Q)
0 0 1 2 0 0 0 0
1. shif t 0 1 2 0 0 0 0 0
2 1 2 0 0 0 0 0 0
3 subtract 0600 from Reg. A 0 6 0 0 0 0 0
overflow
4 0 0 0 0 0 0 0 2
overflow
5 9 3 9 9 0 0 0 3
no overflow
(-ye remainder)
6. sit 3 9 9 9 0 0 3 0
7o add 0600 to Register A 4 5 9 9 0 0 2 9
8 5 1 9 9 0 0 2 8
9 5 7 9 9 0 0 2 7
10 6 3 9 9 0 0 2.
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11 6 9 9 9 0 0 2 5
12 7 5 9 9 0 0 2. 4
13 8 1 9 9 0 0 2 3
0 0214 8 7 9 9
15 0 0 2 19 3 9
16 0 0 2.9 9 9 9
7 0 6 0 0 0 0 1.9
overf loa
(+ve remainder)
18. shift 60 0 0 0 1 9 0
1. 419. subtract 0600 from Reg. 5 0 0
overflow
4 8 0 020 0 1 9 2
overflow
21 4 2 0 0 0 1 9 3
overflow
3 6 0 022 0 1.9 4
oerfloi
3 0 0 023 0 1.9 9 5
overflow
2 4 0 024 0 1.9 6
overflow
1 8 0 025 0 1.9 70
overflow
1 2 0 026 0 1.9 8
ove flow
0 6 0 027 0 1.9 9
overflow
0 0 0 028 0 2.0 0
overi.Low
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29 0 2. 0 19 3 9 9
no overt low
(-ve remainder)
30. shift 3 9 9 9 2. 0 1 0
31. add 0600 to Register A 4 5 9 9 2. 0 0 9
32 25 1 9 9
33 20 0 75 7 9 9
34 6 3 9 9 2. 0 0 6
35 6 9 9 9 2. 0 0 5
36 7 5 9 9 2. 0 0 4
37 8 1 9 9 2. 0 0 3
38 2. 0 0 28 79 9
39 2. 0 0 19 3 9 9
2140 9 9 9 9 2. 0 0 0
41 0 6 0 0 1. 9 9 9
overflow
(+ve remainder)
42. continue or stop (since the number of digits in the Quotient Register
is filled),
From the above simple example, one can see that the operation keeps
on going through unneccessary steps and finally gives an uncorrect results
Thus it is clear that an appropiate checking loop must be added before each
shifting process, The basic idea of the checking loop is given below:
Case i. When the remainder is negative
1). the divisor is added back to the remainder the last digit of
the quotient is reduced by one accordingly
2). if there is no overflow, division process stops
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3). if there is overflow, the divisor is subtracted from the number,
the last digit of the quotient is increased by one the process
continues.
Case ii. When the remainder is positive
1). the divisor is subtracted from the remainder, the last digit
of the quotient is increased by one
2). a number 0001 is added into Register A, if the.r e is overflow,
the process stop but if there is no overflow, the divisor is
added back into it with the end-around-carry inhibited the
last digit of the quotient is decreased by one accordingly
the process continues.
With these checking criteria, the simple example: 12/ 6= 2, can
be finished in only a few steps:
Kegister A (M) Register C (Q)
0 0 1 2 0 0 0 0
1. shift 0 1 2 0 0 0 0 0
2, 0 0 0 01 2 0 0
3. suotracz uouu from ttegister A 0 6 0 0 0 0 0 1
overflow
4 .
0 0 0 04. 0 0 0 2
overflo








The steps of operation for the previous example, 148 (M)/12(N)
12.33. are also given follows:
Register C( Q)Register A (M)
0148 0 0 0 0
1, shift 1 4 8 U 0 0 0 0
2. subtract 1200 from Reg. A 0 2 8 0 0 0 0 1
overflow
3 0 0 09 0 7 9
no overflow
(-ve remainders
first checking loop begins
4. add 1200 to Register A 0 2 8 0 0 0 1
overflow
process continues
5. subtract 1200 from Reg. A 0 0 0 29 0 7 9
no nverflow
(-ve remainder
first ceckin loon ends
0 7 9be shift 0 0 2 0
7. add 1200 to Register A 1 9 9 9 0 0 9
8 2 0 1 83 1 9 9
9 4 3 9 9 1
10 0 0 1 65 5 9 9
111 6 7 9 9 0 0 5
12 97 9 9 9 0 0 4
9 1 9 913 0 0 1 7




second checking loop begins
15. subtract 1200 from Reg. A 9 1 9 9 0 0 1 31 3
16. 0001 is added to Register A 9 2 0 0 0 0 1 3a
no overfloTj
process continues
17. add 1200 to Register. A,
end-around-carry is inhibited 0 0 0 0 0 1 2
overflow
+ve remainder)
second checking loop ends
18. shift 4 0 0 0 0 1 2 0
19. subtract 1200 from Reg. A 2 8 0 0 0 1 2 1
overi low
20 1 6 0 0 0 1 2 2
overflow
21 0 4 0 0 0 1 2 3
overt low
22 0 19 1 9 9
no over low
(-ve remainder)
third checking loop begins
23. add 1200 to Register A 0 4 0 0 0 1 2, 3
overflow
24. subtract 1200 from Re. A 9 1 0 1 2 1
no overflow
(--ve remainder)
third. checking loop ends
25. shit 1 2 4 01 9 9 9
47
1 2. 3 926. add 1200 to Register A 3 1 9 9
27 4 3 9 9 1 2 3 8
26 5 5 9 9 123
25 6 7 9 9 1 2 3 6
24 7 9 9 9 1 2. 3 5
23 1 2.3 49 1 9 9
22 0 4 0 0 1 2.3 5
overflow
(+ve remainder)
33. stop, if only four significant figures are required.
Restoring techinue
For the rostoring tochnique, simiilar chccking process is olso
unavoidable. First we consider the Auxiliary Complementary Division Method
(ACDM)
Division by ACDM
In the non-restoring cases above, one can see that each checking loop
involves both the addition and subtraction of the divisor into or from the
dividend register. This redundancy can be eliminated by using the restoring
technique. Taking the example,0144/12=12 for illustration:
Regis ter A (M) Register C( Q
0 0 0 00 1 4 4
1. auxi. 10-comp. the content
in Register A 10-8 9-8 6-8 6-8 0 0 0 0
2. parallel transfer of N
(which has been shifted
to become 0120')
10-8 10-8 8-8 6-8 0 0 0 1




first checking loop begins
! . inverse auxi. 10-comp.
of content in Register A 0 0 0 29 9 0 4
parallel transfer of. N
into Register A 0 0 0 10 0 2 4
overflow
6. 9999 is added to Register
0 0 0 1A 0 0 2 3
overflow
7. auxi e 10-comp. of the
content in Register A 0 0 0 110-8 10-8 8-8 7-8
8.9999 is transfered into
10-8 10-8 8-8 6-8Register A 0 0 0 1
overflow
(+ve remainder)
first checking loop ends
10-8 8-8 6-8 10-8 0 0 1 09. shift
10, parallel transfer of N
10-8 9-8 8-8 10-8 0 0 1 1into Register A
10-8 10-8 10-8 10-8 0 1 2.11
1-8 2-8 2-8 10-812 0 0 1 3
overflow
(-ve remainder)
second checking loop begins
13. inverse aux_i. 10--comp.
9 8 8 0of content in Register A 0 0 1 3
14. parallel transfer of N
0 0 1 20 0 0 0into Fieerister A
15. 9999 is added to Register




As compared with the case when the same problem is manipulated by
the non-restoring technique, it is found that the restoring technique
seems to be simplier. Consider another example in which the divisor is
not a factor of the dividend, 0148/0012= 12.33, we shall have the
following steps:
Register A Register C
0 1 4 8 0 0 0 0
1.shift 1 1 8 0 0 0 0 0
2. auxi. 10-comp. of the
9- 6-8 6 10--8content in Reg. A 0 0 0 0
3. parallel transfer of N
10-8 8-8 2-8 10-8 0 0 0 1into Register A
- - - - - - - - - 1-8 10-8 2-8 10-8 0 0 0 2
overfloi
(-ve remainder)
first checking loop begins
inverse auxi. 10-comp.
9 0 8 0of the content in A 0 0 0 2
. parallel transfer of N
into Register A 0 0 0 10 2 3 0
overflow
0 0 0 17. 9999 is added 0 2 7 9
overflow
8. auxi. 10-comp. of the
10-8 8-8 3-8 1-8 0 0 0 1content in Reg. A
10-8 8-8 2-8 10-89_ 9999 is added 0 0 0
overflow
first checking loop ends
8-2-6 10-6 10-810. shift 0 0 1 0
11. parallel transfer of N
into RPpitr A 9-8 4-8 10-8 10-8 0 0 1
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10-8 6-8 10-8 10-812 0 0 1 2
12 1-8 8-8 10-8 10-8 0 0 3
overflow
(- ye remainder)
second checking loop begins
14. inverse auxi. 10-comp.
of the content in A 2 0 10 0 09 3
1. parallel transfer of N
00into Register A 0 0 0 1 24
overflow
16. 9999 is added 0 0 0 1 23
overflow
17. auxi. 10-comp. of the
10-8 7-8 1-8 10-8content in Reg. A 0 10 2
18. 9999 is transfered into
10-6 6-c 10-b 10-6 1Register A 0 0 2
overflow
(+ve overflow),
second checkin loop ends
6
6-8 10-8 10-8 10-819. shift 0 1 2 0
20. parallel transfer of N
08-8 2-8 10-8 10-8into Register A I 2. 1
021 1010-8 4-8 10-8 10-8 2
6
10-8 6-8 10-8 10-8 1 2422 3
2 41-8 8-8 10-8 10 0 123
over low
t-ve remainder)
third checking loop begins
24. inverse auxi. 1U-comp.
...9 20 0 0 1of the content in A 9
25. parallel transfer of N
0 00 0 I 2into Register A 4 3
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overflow
26. 9999 is added 0 3 9 9 0 1 2. 3
overflow
27. auxi. 10-comp. of the
content in Register A 10-8 7-8 1-8 1-8 0 1 2. 3
28. 9999 is transfered into
Register A 10-8 6-8 10-8 10-8 0 1 2
overflow
(+ve remainder)
third checking loop ends
29. shift 6-8 10-8 10-8 10-8 1 2. 3 0
30. parallel transfer of N
8-6 2-8 10-8 10-8into Register A 2. 3 1
94 4-6 1O-6 10-831 1 2, 3 2
10-8 6-8 10-8 10-832 1 2 3
1 2_1-8 8-8 10-8 10-833
overflow
(-ye remainder)
fourth checking loop begins
34. inverse auxi. 10-comp.
9 2 0 0of the content in Reg. A 1 2 3
35. parallel transfer of N
0 4 0 0 1 2 3 3into Register A
overflow
30, s mop, if only four significant figures are required.
From these examples, it is clear that only one kind of checking loop
is enough. This checking loop includes the following steps:
1). Taking the inverse auxiliary tenth complement of the content in
Register A in which the remainder is stored so that addition of
the divisor into Register A is set ready,
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2). Parallel transfer of N, the divisor, into Register A. This is
equivalent to adding the divisor once back to Register A, thus
the quotient in Register C has to be reduced correspondingl,
3). To check whether the number in Register A is a zero, a number
119999 is driven into Register A. If there is overflow, the number
in it is not zero, otherwise, division process stops.
4)o If there is overflow, the process continues. The auxiliary tenth
complement of the number in Register A is taken so that subtraction
from Register A is set ready.
5). The number "9999" is transfered into Register A. The checking loon
ends.
Comparing the case when division is operated by the same method (the
ACDM) but with the non-restoring technique, one can see that a number of
steps are eliminated. Therefore, restoring technique seems to be better
in ACDM.
Division by NCDM
Restoring technique makes the other division method, the NCDM, even
more straightforward. Similar to the case of ACDM, only one kind of checking
loop is enough. This checking loop involves only two steps:
1) A number 0001 It is added to the remainder which is stored in the
Register A. If the remainder is zero (that is 9999), an overflow
signal will be resulted. This indicates the divisor is a 'actor of
the dividend and thus the division process should stop. If there
is no overflow, the process continues.
2). The divisor is added back to the Register A while the last digit
of the quotient is decreased by one. The end-aroland-carry in Register
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A is temporarily disenabied so that 110001 is subtracted from the
number to obtain the correct restored remainder.
Using the example, 0148 (M)/ 0012 (N)= 12.33 (Q), for illustration, we
have the following procedure of calculation:
Register A (M) Regi$ter C (Q j
0 1 4 8 0 0 0 0
1. shift 1 4 8 0 0 0 0 0
2. subtract 1200 from Reg. A 0 2 8 0 0 0 0 1
overflow
3 0 0 0 29 0 7 9
no overflow
(-ve remainder)4,
first checking loop begins
9 0 8 04. add 0001 to Register A 0 0 0 2
no overflow
process continues
5. add 1200 to Reg. A with
the end-around-carry
0 2 8 0discarded 0 0 0 1
overflow
t+ve remainder)
first checking loop ends
0 0 1 02 8 0 06.shift
7 . subtract 1200 from neg. A 1 6 0 0 0 0 1 1
overflow
0 0 1 200 4 0 08
overflow




second checking Loop begin
10. add 0001 to Register A 9 2 0 0 0 0 1 3.
no overflow
process continues
11. add1200to Reg.Awit the end-around-carry
discarded 0 4 0 0 0 0 1 2
overflow
(+ve remainder)
second checking loop ends
12. shift 4 0 0 0 0 1
13. subtract 1200 from Reg. A 2 8 0 0 0 1 2 1
overflow
4 1 6 0 0 0 1 2. 2
overflow
5 0 4 0 0 0 1 2 3
overflow
16 0 1 9 9 0 1 2.4
no overflow
(-ye remainder
third checking loop begins
{/. acid UUU] to Register A 9 2 0 0 0 1 2
no overflow
process continue
18. add 1200 to Reg. A with
the end-around-carry




third checking loop ends
19. shift 4 0 0 0 1 2, 3 0
20. subtract 1200 from Reg. A 2 8 0 0 1 2, 3 1
overf f-low
3 221 1 6 0 0 1 2. 1 2
overflow
22 0 4 0 0 1 2 3 3
overflow
23 9 1 9 9 1 2e 3 4
no overflow
(-ve remainder)
fourth checking loop begins
2. add 0001 to Reister 9 2 0 0 1 2.3 4
no overflow
process continues
25. add 1200 to Register A
with end-around-carry
discarded 0 4 0 0 1 2.3
overflow
(+ve remainder)
26. stop, if only four significant figures for the quotient are reuired.
Comparing the case when the same example is manipulated by the same
method (the NCDM) but with the non-restoring technique, one can see that
quite a number of steps are eliminated. Thus restoring technique also
seems to be better in NCDM.
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Actually, the restoring technique enjoys several merits over the
non-restoring one in the decimal case. The fact that a zero in the magnetic
storage unit (the magnetic counter) cannot be detected directly unless the
content is read out makes the checking process mentioned above a necessary
evil. So in order to make the operation faster and sirrplier, the best way
is to combine the checking step with the restoring process. This is the
main reason that the restoring technique sounds better than the non-restoring
one as contradiction to BCD manipulation.
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CHAPTER 6. ARITHMETIC OPERATION: CIRCUIT REALIZATION
It has been shovm in Chapter 4 that by interconnecting the magnetic
counters (which acts as memory uulits), a multi-digit decimal register is
formed. This chapter shows how the idea of arithmetic operation discussed
in Chapter 5 can be realized by utilizing these registers and the read-out
method given in Chapter 3.
6.1 ADDITION
The circuit for addition operation is shotimn schemetically by the
block diagram in Figure 6.1. Assume the addend is stored in Register A
while the augend is in Register B. The addend is transfered through the
Parallel Transfering Unit (PTU) into Register B in which the two numbers
are added together to give the sum. The PTU is under the control of the
Read Pulse Generator (RPG) and is made up of a column of MROG's (introduced
in Chapter 3, Figure 3.4). When an addition commanding signal is applied,
the PTU is set immediately to a state that enables output pulses at the
terminals (1N),...,(4N), (which are the normal outputs), to be fed into
Register B. At the same time, a burst of ten read pulses is driven from
the RPG into Register A whose content is read out and is paraile ly tran-
sfered into Register B. in this manner, Register B also serves as an
accumulator. Note that the terminal B(Cj) of Register B is connected to
the (R) terminal of the RPG. This is to ensure all the direct carrys are
inhibited during the parallel transfer process (since R drops to ','low
when read pulses are given out from the RPG). The carry s are taken care
of by connecting BCF(S2) and I3CF(Ci) of Register B to (R) and (EF) of the
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Figure 6.1. Circuit realization for addition,
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6.2. SUBTRACTION
As it teas mentioned in Chapter 5, subtraction can be done by two
methods: the ACM and the NG11. The circuit for ACM is shown in Figure 6.2.
It includes mainly a RPG, three decimal registers: A, B and C, one PTU and
a shift register. The steps of operation are given as follows:
1. The subtraction cornmandinv signal
(i) activiates the Read Pulse Generator (RPG) and
(ii) sets the shift register in the 1000 state.
2. The RPG generates
t1) a tram of ten read pulses to read out the minuend from Register A.
It is then transfered to Register C via the PTU and
(ii) a Marker Pulse (through the terminal (MP)) at the end of the 10th
read pulse to change the state of the shift register to 0100.
3. The shift register gives a nigh at its B-output terminal
(i) to reactiviate the RPG and
(ii) to change the content in Register C to the auxiliary tenth comple-
ment form if the minuend is positive which is indicated by the
state of the flip-flop FF2 (the Q-terminal of FF2 is" low" for
positive minuend, Figure 6.2.).
4 . The RPG generates
(i} a train of ten read pulses to read out the subtrahend nondestructively
from Register B into Register C and
(ii) then a Marker Pulse to change the state of the shift register to
0010.
5. If there is no overflow signal resulted in Register C, a I'll ght at the
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Figure 6,2, Circuit realization for subtraction using the ACM,
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back to its normal form. The difference is then obtained in Register C,
its sign depends on the state of the flip-flop FF2. The process stops.
6. If there is an overflow signal at the terminal C4(ojp), indicating that
-r
the minuend is smaller than the subtrahend, the Q-output terminal of
the flip-flop FFI will be changed to high state and the RPG is also
reactiviated.
7. A high at the C-output terminal of the shift register changes the
content in Register 13 to its auxiliary tenth complement form.
8e The RPG then generates
(i) a train of ten read pulses to read the content in Register A out
nondestructively and parallelly transfer it into Register B and173
(ii) then a Marker Pulse to change the state of the shift register to
0001.
9b The shift register gives a high at its D-output terminal to change
the content in Register B back to its normal form. The difference is
now obtained in Register B, its polarity is indicated by the state of
the flip-flop FF1. Subtraction process stops.
Me circuit for NCM is shown in Figure 6.3. It includes only two
decimal registers: A and B, a RPG and a PTU. The steps of operation are
given as follows:
1. The subtraction commanding signal activiates the RPG.
2. The RPG generates a train of ten read pulses to read the subtrahend out
nondestructively from Register B into Register A.
3. The PTU, which has been set through the terminal (P), allows only the
ninth complement of the subtrahend to enter into Register A. However,
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Figure 6.3. Circuit realization for subtraction
usin the NCM.
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negative, then the normal output is obtained instead.
4. If a positive difference is obtained, the end-around-carry process is
accomplished through the Carry Forward Unit (CF Unit) connected in
between the output terminal A4(o/p) and the input terminal A1(C) of
Register A. The overflow signal from A4 of Register A also changes the
state of flip-flop FF1 so that the correct sign is obtained. The
difference, finally, is stored in Register A.
6.3. MULTIPLICATION
As in the common paper and pencil case, parallel multiplication is
accomplished by first forming the partial products in the so-called Partial
Registers and then summing up all these products to give the final product.
In order to store the partial products simultaneously, several Partial
Registers are used. Though this leads to the increase of hardware the
more important improvement on speed, however, is gained. It has been shown
the time needed for series multiplication ranges from 10n (if the multiplier
is 'zero, where n is the number of digits for the multiplier) to 100n clock
pulses_ (if the multiplier is 10'- 1) 12). `Thus if the multiplier has 10
digits (then n= 10), the maximiun time interval for one multiplication
operation will be 1000 clock pulses. But in the present parallel case,
since every operation takes only (100+ 10n) clock pulses (in which 100
pulses are for the parallel transfering of the multiplicand to the Partial
Registers to form the partial products and 10n pulses are for the summation
of the partial products), thus the same problem requires only 200 clock
pulses for parallel multiplication.
The circuit for decimal parallel multiplication is sholrm in Figure
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Figure 6. Circuit realization for parallel multiplication.
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to be four, thus only four Partial Registers are needed (each with five
digits, internal connections similar to Decimal Register A and B), Out of
these four Partial Registers, as it was mentioned in Section 5.2.4, one
acts as the Product Register (we called it C4) from which the final product
is obtained. The fundamental timing unit includes mainly two Read Pulse
Generators, RPG1 and RPG2, a shift-register (appendix) and a T-Unit (appendix)
(which will disenabie Register B to allow the summation operation to proceed
when the partial products have been already stored in Registers C1, C21 C3
and C4), The frequency for the read pulses generated from RPG2 is at least
ten times that of RPG, so that parallel transfering of the multiplicand into
the Partial Registers is permitted. The final summing process of the partial
products is accomplished through the T-Unit and is under the control of the
Summing Unit (SU) (appendix) and the shift-register. The steps of operation
are given as follows:
1. The Multiplication commanding signal. starts the Read Pulse Generator
RPC and set the (T) terminal of the T-Unit to "high".
2. The RPG., generates a train of ten read pulses at a frequency of 1/16 of1
the main clock at the terminal (RP). The first read pulse
(i) activiates the RPG2 and
(ii) initiates the nondestructive read-out process of the multiplier in
Register A.
3. The RPG2 generates a burst of ten read pulses at clock frequency to read
the multiplicand in Register B out nondestructively and transfer it into
the Partial Registers G1,..., C4 The frequency for these is at least
ten times greater than that generated by RPG1 so that for each pulse
from RPG1, the multiplicand in Register B is read out once.
4. The RPG2 also generates a Marker Pulse at the terminal (MP). This Pulses
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together with other outputs such as the "high" voltage level. at the
terminal (R) and the "low" voltage level at the terminal (R), takes
care of the carry process in the Partial Registers.
5. The Marker Pulse from the RPG2 (which is denoted by the symbol RPG2(MP)
in the figure) also resets the flip-flops, FF1 to FF4, which may have
been set by the outputs of the PTUI as a result of nondestructive read-
out process in Register A. The outputs at the (Q) terminals of the FF1,
FF2, FF3 and FF4 control the number of times the multiplicand is shifted
into the respective Partial Registers.
6. The same process is repeated each a read-pulse is generated from RPG1.
7. After having generated the tenth read-pulse, the RPG1 gives out a Marker
Pulse at the terminal (MP) (which is denoted by the symbol RPG1(MP) in
the figure) to start the shift register (SR). The summing process will
soon begin.
8„ The T-output terminal of the T-Unit is reset back to low after it has
received ten Marker Pulses from the RPG2. 'his results not only in
isolating the multiplicand from all the Partial Registers but also
disabling the carry process in the Partial Registers C1, C2 and C3 so
that their contents are ready for being read out.
9. The tenth Marker Pulse from RPG2 also reactiviates the RPG2 itself
through the Summing Unit (SU) which is operated by the Marker Pulse of
the RPG1 together with the outputs from the Clock Pulse Divider (appendix).
The summing process of the partial products now begins.
10. Each time the RPG2 is reactiviat,ed, one partial product is added to C4.
11. The summation process stops when a "high" signal appears at the (E)
terminal of the shift register. This signal reset the state in the
Summing Unit (SU), the multiplication process ends. The final product
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is obtained in the Partial Register C4, which now acts as the Product
Register.
12. The sign for the product is indicated by the state of the flip-flop
FF5 which has already been predetermined when the multiplier and
multiplicand are being written into Register A and B respectively.
6.4. DIVISION
The discussion on decimal division techniques in Section 5.2.5 tells
us that the non-restoring technique is not a practical one owing to the
fact that a zero stored in a magnetic counter cannot be detected directly
and thus an appropiate checking loop must be included. The more fundamental
restoring technique, although is found to be slower in BCD case, turns out
to be a more efficient one since the number of checking steps is minimized
and thus the operational time is shortened as a result of combining the
checking loop with the restoring process. Moreover, the circuit layout
for restoring division is simplier and more straightforward simply because
it requires only one kind of checking loop. Following is an explanation
for how the restoring division technique is implemented.
6.401. Shift Circuit
Division operation always involves one-digit-forward shifting of the
content in the Dividend Register and the Quotient Register. This is accom-
plished by employing the concept of destructive read-out method as proposed
in Chapter 3 (Figure 3.6). In Figure 3.6, the circuit layout to read the
normal tenth complement out destructively from a magnetic counter is given.
Now, using the same symbol for the Destructive Readout Unit (DRU), the
circuit for reading out the normal tenth complement, content destructively









Figure 6.5. Circuit for reading out the normal. 10-complement
content destructively from counter A into A'.
3 is orginally stored in magnetic counter A and that in A' is zero,
then after the destructive read-out process, the nul-rber in counter A' will
become a 7 while that in A is a zero.
Now, if the content is one counter, counter Al, say, is to be shifted
forward into another counter, A2, say, the circuit will be constructed as
in Figure 6.6. Assume that initially the number in A 1 is 3, those in A2
and AT are zero. First the control terminal (SI) is placed at high
while the other, (s2) is at slow, a circuit path which is exactly the








Figure 6.6. Circuit for shifting the content in A1to A2
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terminal (S) of the DRU will read a "7" out destructively from counter A
into A'. Then the voltage levels of S1 and S2 are reversed so that the
magnetic counter A1 is isolated and the destructive read-out process from
A' into A2 is made ready. When a second starting signal is sent to the
(S) terminal of the DRU, the content in A' will be destroyed while a "3"
(as a tenth complement of "7") is read into A2. In this way, the content
in Al is shifted into A2 and, at the same time, a "zero" is also "shifted"
into Al
In order to shift a four-digit number which has been stored in a
four-digit decimal register, a four-digit Destructive Readout Unit (4-digit
DRU) is formed by arranging four independent DRU's in one column with the_
(Ck) and (S) terminals connected together respectively (Figure 6.7). When
such unit is suitably connected with decimal registers A and A', the one--
digit-forward shifting job for A can be fulfilled. This circuit is shown
in Figure 6.8, in which the control
CK
terminals S1 and S2 serve the same
A.s CKfunction as those in Figure 6.6. Ds DVU
D18
Following are the steps of change
R D3






Circuit connection for a CK Ds4-digit Destructive Read- PRU4
Rout Unit (4-digit DRU).
(4-digit DRU.)
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(Let an arbitrary number in A be initially 7083)
Register A Register A'
A4 A3 A2 Al A4 A3 A2 A1
Initially 0 0 0 07 0 8 3
1. first starting signal applied
to DRu;then
0 0 0 0 0 0 2 7
2. second starting signal applied
to DRU then
0 8 3 0 0 0 0 0
stop
for simplicity, the symbol A. is used to represent the normal tenth
complement of the content in A., etc.)
If the content in Register A is initially in its auxiliary tenth
complement form, then the terminal D0 will have to be connected to the
terminal AB(C) of Register A (see Figure 6.8). Also, we have to take into
consideration of the difference in flux remanence,, of the flux content
in the magnetic core. Following are the steps of the change in the contents
of the two registers:
Register A Register,
Initially 3- 10- 2- 7- 0 0 0 0
1. first startinw si n.al C rm ied 1- 1- 1- 1- 0194
2. second starting signal applied
process runs in. the same manner
as that in the previous example
except a 11911 is fed into A1
from A through the EF (Fi.6.8)
10- 2- 7- 10- 0 0 0 0
Do

















Figure 6.8. Circuit to fulfil the one-digit-forward shift
in Register A by the destructive readout method.
Since in the division operation, both the content in the Dividend
Register and the Quotient Register have to be shifted simultaneously, thus
two four-digit Destructive Read-out Units(DRU) will be used. F ig-ure 6.9
shows the layout of such Shift Circuit (SC). In this figure, one can see
both 4-digit ball's are the controI of = flpm pp1 and s divides
by 16 counter which are initiated by some input signals via the two input
terminals (i/p.1) and (i/p.2) If an input signal is applied, the counter
is set to start counting from 0000. At the same time, the flip-flop FF1
is set to high so that the first destructive read-out process is to be
controlled by the signals input through the terminals (R11), (R21), 31))9
..., (RS ). As the counter counts to 1110, the state of FF1 is changed, a
high level at the terminal (Q.) of the flip-flop then allows the second
















the terminals (R12), (R22), (R32),..., (R82). As the counter counts to
1100 in the next cycle, a pulse appears at the terminal (Ends) will stop
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Figure 6.9. Layout of a Shift Circuit (SC)
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6.4.2. Auxiliar Complementary Division Method (ACDM)
As it was mentioned in Section 5.2.5, division can be done either
by the ACDM or the NCDM. In this section the ACUM is investigated.
The circuit for ACDM is shown in Figure 6.10. It includes five
decimal registers, A (for storing the dividend), B (for storing the divisor),
C (for storing the quotient), A' (to enable the one-digit-forward shifting
in A) and C' (to enable the one-digit-forward shifting in C), a Shift
Circuit (SC), one Parallel. Transfer Unit (PTU), one Read Pulse Generator
(RPG), a Restoring and Checking Circuit (RCC1) and a Process Control Unit
(PCU).
The function of the RCCI is to restore the negative remainder and
to stop the division process whenever the remainder becomes "zero". If
the divisor is not a factor of the dividend, the process will carry on
running until the number of significant figures is equal to the number of
digits of the Quotient Register. The function of the PCU is to stop the
process if such occasion occurs. The circuits of these units are given in
the appendix.
Followings are the steps of operation for the circuit in Figure 6.10:
1. Initially, the contents in Registers C' and A' are "zero". The division
process is started by the Divide Commanding Signal which
(a) activiates the RPG,
(b) sets the output terminal (Q) to high;
(c) applies to other appropiate units so that they are set in their
initial conditions. For example, the terminal (Q) of the RCC1 is
set to "high" such that the RPG can be reactiviated by a pulse at
the terminal RPG(MP).
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into its auxiliary tenth complement form so that subtraction. from
Register A is set ready.
2. The RPG generates
(a) a train of ten read pulses to read the divisor out from Register B
into Register A. This is accomplished through the PTU which has
been set to give the normal output at the terminals (1 N),..., (4N).
(b) a Marker Pulse at the terminal (MP) of the RPG following the tenth
read pulse. This Marker Pulse is sent into Register C to indicate
that the subtraction of the divisor from the dividend has been
carried out once. If the terminals (Q) of the PCU and RCC1 (denoted
by PCU(Q) and RCC1 (Q) in the figure) are still remain in high
level, this Marker Pulse then reactiviates the RPG so that subtrac-
tion from the dividend is repeated.
3. Subtraction process will carry on until the remainder in Register A
becomes negative. This is indicated by an overflow at the terminal
A4(o/p) of Decimal Register A. This overflow signal changes the terminal
RCC. (Q) to low but flips RCC1 (B) to high level. As a result:
(a) The Marker Pulse from RPG(MP) cannot reactiviate the RPG.
(b) The content in Register A is changed to its inverse a uxillary tenth
complement form.
4. This is followed by a positive pulse appearing at RCC. (Bd). This pulse
retriggers the RPG. A train of ten positive pulses is sent into Register
B to read the content out into Register A. This time the divisor is
added back into the remainder in Register A.
5. When the divisor is added back into Register A, another overflow pulse
(the second one) will be obtained at the same terminal, A4(o/p). This
signal.
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(a) changes RCC1 (B) to "low";
(b) flips RCC., (C) to "high";
(c) also causes
(i) a train of nine pulses generated from RCC1 (NP) is sent to the
input terminals A1(C), A2(C), A3(G) and A4(C) of Register A
and C,, (C), C,, (C) and. C, (C) of Register C;
(ii) a train of eight pulses generated from RCC1 (EP) is sent to the
input terminal C(C) of Register C
(iii) the RCC1 (N) changes to "high";
(iv) the RCC1(N), which is orginally at high, changes to "low";
(v) a delayed positive pulse at the RCC1 (EAP).
i1L a result, a number "9999" is driven into Register A while the number5
"9998" is fed into Register C. This serve as a check at the remainder
in the Register A and at the same time to decrease the last digit of
the quotient by one.
e. If there is no further overflow signal, the process stops indicating
the divisor is a factor of the dividend. But if there is overflow. The
process continues. This third overflow signal
(a) changes RCC1 (C) back to "low";
(b) changes RCCI(D) to high, thus the content in Register A is changed
back to its auxiliary tenth complement form so that subtraction from
it is ready again RCC1 (Q) is reset back to "high".
(c) also causes
(i) a train of nine pulses generated from RCC1 (NP) is sent to the
input terminals Al (C), A2(C), A3(C) and A }(C) of Register A
in which the content is in the auxiliary tenth complement form.
Thus the number "9999" is subtracted back from the remainder.
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(ii) the RCC1 (N) changes to "high";
(iii) the RCC1 (N) changes to "low"; and
(iv) a delayed positive pulse at the RCCl (EAP).
7. When RCCI (DF) is "high", the fourth overflow signal from terminal A4(o/p)
of Register A will initiate the one-digit-forward shift process in
Register A and Register C. This is accomplished by activiating the Shift
Circuit (SC) which has been explained in the previous section. The end
of the shifting process is indicated by a positive pulse appearing at
the terminal SCEndS).
8. This pulse from SC(EndS) resets the state at RCCI(D1) back to "low"
and reactiviates the RPG so that subtraction of the divisor from the
Register A starts again.
9, Steps (2) to (7) are repeated.
10. If we have only four digits for the Quotient Register (Register C),
then the whole division process will stop when four significant figures
have been obtained in the quotient. This is under the control of the
PCU(Q)-terminal of the Process Control Unit (PCU), which drops back
to "low" to block the AND gate leading to the Shift Circuit. No further
triggering pulse can be fed into the RPG thus the process stops.
6.4.3. Ninth Complementary Division Mehtod (NCDM)
The circuit for NCDM is shobm in Figure 6.11. If includes basically
the same circuit elements which involve in the ACDM except the RCC1 is now
replaced by the RCC2. The circuit layout for this RCC2 (Restoring and
Checking Circuit 2) is shown in the appenaixp One special characteristic
of this unit is that each time it is triggered through the terminal (Ct),
it will start running unless another pulse is sent in through the other
D4ide ftit
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terminal (Dis). Another point to be noted is the presence of the two Carry
Forward Units: CFU1 and CFU2, and the AND gates appear inbetween the C4(o/p),
CI(C) of Register C and the A4(o/p), AB(C) of Register A respectively.
The function of these units is to enable the end--around-carry in Register
A and Register C. The steps of operation are given as follows:
1o Initially, the contents in Register C' and A' are zero. The division
process is started by the Divide Commanding Signal which
(a) activiates the RPG
(b) sets the terminal PCU(Q ) of the Process Control Unit to high
(c) sets the Parallel Transfer Unit (PTU) through its input terminal
(P) in such a state that only the ninth complement of the divisor
is allowed to be fed into Register A.
(d) sets the state of other appropiate units in their initial conditions,
2e The RPG generates
(a) a train of ten read pulses to read the ninth complement of the
divisor out from Register B into Register A. This is accomplished
through the PTU which has been set to give the ninth complement
output at the terminals (19Co), (29Co), (39Co) and (4.9Co).
(b) a Marker Pulse at the terminal RPG(MP) after the tenth readpulse
has been given out. This Marker Pulse is sent into Register C to
indicate the subtraction of the divisor from the dividend has been
carried out once. This Marker Pulse is also sent into the Restoring
Checking Circuit 2 (RCC2) via the terminal (Ct) to start the
restoring and checking process.
3. If the remainder in Register A is positive, an overflow signal will be
given out at A.1(o/p)-terminal of Register A, which is carried to the
input terminal A1(C) through the CFU, and, at the same time, sent to
77
the RCC2 via the terminal (Dis) to stop the restoring and checking
process. Thus the RCC2 will return to its initial state. This overflow
signal also serves to retrigger the RPG so that step (2) is repeated
until a negative remainder is resulted in Register A which is indicated
by the absence of overflow signal. at the terminal A4(o/p) of Register
A.
4. If no overflow signal is obtained at A4(o/p), the restoring and checking
CD Qprocess will begin in the Restoring &Checking Circuit 2 (RCC2) as there
is no interrupting signal appears at the terminal (Dis), the RCC2 will
generates a positive pulse at the RCC2(o/p.1), which is fed into the
input terminal A1(C) of Register A to check whether the content in
Register A is a number "9999". Since it is the only possible content
in the Register when an overflow signal is obtained from Al(o/p), thus
(a) an overflow signal will indicate the divisor is a factor of the
dividend and stop the division process by setting the RCC2 to its
initial state through the terminal (Dis).
(b) But if no overflow is obtained, following restoring and checking
process will continue
(i) The RCC2 gives out a positive pulse at the RCC2(o/p.2), which
is fed into the terminal PTU(Nr) to set the PTU in such a state
that the next parallel transfering process will add the divisor
into Register A this pulse is also sent into the RPG to react-
iviate it, thus the divisor is added back to the remainder in
Register A.
{ ii) The RCC2 (Q) is set to "low" so that the end-around-carry is
inhibited. This is equivalent to subtracting "0001" from the
Register A.
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(iii) A burst of nine pulses is generated at the RCC2(NP) and eight
pulses at the RCC2(EP) so that a number 9998 is added into
Register C. This is equivalent to subtracting the last digit
o the nlrnt.i ent her nne.
(iv) The terminal RCC2(N) is flipped to high to enable the carry
process in Register C and drive the (Q)-terminal of the flip-
flop FF to low so that any overflow signal appears at A4(o/p)
will not affect the RPG,
(v) A delayed pulse at RCC2(EAP) is generated to enable the carry
process in Register C and, at the same time, to trigger the
Shift Circuit (SC), so that the one-digit-forward shifting
process is started by the SC.
5. The end of the shifting process is indicated by a positive pulse appear-
ing at the (EndS)-terminal of the Shift Circuit (SC). This signal. resets
the state of FF(Q) to "high", changing the state of the PTU via the (P)
terminal and reactiviates the RPG so that steps (2) to (4) are repeated.
6. Each time when the one-digit-forward shifting process is performed, a
pulse is sent from SC(EndS) to the Process Control Unit (PCU), so that
the number of shift is counted. Since the number of shift has close
relation with the desired number of significant figures, the whole
division process stops if the PCU(Q) drops to low as any further
pulse from RCC, (EAP) cannot trigger the Shift Circuit (Sc) and the
process will stop after that last restoring and checking step.
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CHAPTER 7. THE COMPLETE CIRCUIT
A complete circuit is built by combining the individual circuits
illustrated in the previous chapter. As it has.been mentioned before, both
the subtraction and the division operations can be performed by two different
methods, namely, the ACM and NCM for subtraction whereas the ACDM and NCDM
for division. when building a complete circuit, one method will be chosen
from the two alternatives for each of these operations. The NCM and the
NCDMM involve reading out the ninth complement of the content in one register
and feeding it into another register.. This can be easily achieved by changing
the state of the Parallel Transfer Unit'(PTU) associated in the operation.
if we compare the number of steps the NCM involves with ACM in subtraction
and the NCDM with ACDM in multiplication (Section 5.2.5), we shall expect
that the circuit for NCM and NCDM will be relatively siraplier. In fact, it
can be noted that when comparing Figures 6.2 with 6,3 and Figures 6.9 with
6.10, NOM is found to be preferable to ACM so is NCDM to ACDM. A complete
circuit arrangement for such a choice is shown in Figure 7.1. which consists
of:
1 RPG1 (Read. Pulse Generator 1)-
It generates read palses of frequency 1/116 that of the main clock
so that multiplication can be performed in a parallel manner,
RPG2 (Read Pulse Generator 2) It generates read pulses in clock frequency. It involves in addition,
subtraction and division directly. In multiplication, it works under
the control of the RPG1
Decimal Register A-
















































































































































































































































































4. Decimal Register B-
to store the multiplicand, addend, divisor and the subtrahend.
5 e Augmented Decimal Register C1_
to store the partial product for multiplication and to enable the
one-digit--forward shifting in Register C.-
6. Augmented Decimal Register .C2-
to store the partial product for multiplication and. to store the
dividend for division.
?. Augmented Decimal Register C3
to store the partial product for multiplication and to enable the
one-digit--forward shifting in Register C4
Augmented Decimal Register C4-
to store the partial product and finally the product for multipli-
cation and to store the quotient for division.
90 RCC2 (Restoring and Checking Circuit 2)-
function same as that explained in Section 6.4,3 (appendix).
100 SC (Shift Circuit)-
function same as that explained in Section 6.4.1.
11. PCU (Process Control Unit)-
function same as that explained in Section 6.4.2 (appendix).
12. PTU1 (Parallel Transfer Unit 1)-
to enable the readout of the multiplier in Register A.
13. PTU2 (Parallel Transfer Unit 2)--
to enable the parallel transfer of the content in Register B (the
multiplicand, divisor,addend or the subtrahend) into Registers Ci
(i= 1,.,.,!+ for multiplication i= 2 for division and i= 4 for




14. PTU3 (Parallel Transfer Unit 3) -
to enable the summation of the partial products in multiplication.
SU (Summing Unit)
function same as that explained in Section 6.3.(appendix).
16. SR (Shift Register) -
to enable the summation of the partial products in multiplication
(appendix).
17. T-Unit -
to disable Register B when the summation of the partial products
is going on.
18. SCC (Sign Checking Circuit) -
to give the correct sign for each arithmetic operation. The circuit
layout is shown in Figure 7.2 below. The signs of the numbers involve
in the arithmetic operation are loaded into the unit in the form
of "high" voltage level at the appropiate input terminals whereas
the output is obtained as a "high" at one of the two output terminals.
All these circuit elements have been illustrated in previous chapters
except the so called Augmented Decimal Register. This is just a decimal
register which has been augmented by connecting to it one(or several) more
memory unit (magnetic counter) so that it can, under suitable condition,
store numbers with one digit more (or several more) than that to be stored
in the usual Decimal Register. In Figure 7.1, C1, C2 and C3 are all
augmented-by-one Augmented Decimal Registers the layout of which are shown
in Figure 7.3. C4 is another Augmented Decimal Register in which four
addition magnetic counters have been connected to the usual Decimal Register
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It can be easily seen if a low voltage level is applied to the input
terminal (Au), the additional portion will be isolated and the original
usual decimal register is obtained. With these Augmented Decimal Registers,
a product with eight digits can be obtained in multiplication while the
usual four-digit result is obtained, in addition, subtraction and division.
The circuit given in Figure 7.1 looks complicated. Actually it is
just a combination of the circuits in Figures 6.1, 6,3, 6.4 and 6.10.
Suitable combination logics have been introduced to ensure proper operatior.
Following is a brief description of the circuit operation:
(1) If addition is to be performed, terminal (T) of the T--Unit is flipped
to high while the RPG2 is triggered, a train of ten read pulses are
sent to Register B to read the addend out the proper form of the content
is transferred through the PTU2 to the Augmented Decimal Register C4
in which the sum is obtained.
(2) NCM is adopted for subtraction operation. Same procedure in (1) is
followed. The sign of the result is taken care of by the SCC.
(3) Multiplication is performed by applying a Multiplication Command Signal
simultaneously to the R.PG1 and FF7. Since the (Div) terminal of the
FFb is low, thus we obtain a circuit which is similar to that shown
in Figure 6.4 before. Multiplication procedure follows that given in
Section 6.3.
() NCDM is adopted for division operation. When division operation is to
be performed, Division Command signal is applied to set the (Q)-terminal
of FF6 (which is denoted (Div) in the figure) to high, all appropiate
circuit elements are thus connected together. The signal also starts
the RPG2 and flips T(T) to high so that the divisor in Register B
is read out. Its ninth complement is sent to the dividend in the
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Augmented Decimal Register C2 repeatedly while the quotient is stored
in another Augmented Decimal Register C4, The steps of operation
follow those given in Section 6.4.3.
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CHAPTER 8. CONCLUSION DISCUSSION
Despite the fact that nowadays computers and calculators are working
on the binary principle, yet many people are working on multiple-valued
logic systems with a view of their potential for reduction of wiring
complexity. The cost of interconnections in binary systems constitutes a
.significant portion of the total cost. For example, Vranesic and Hamacher(2
has shown that wiring complexity in ternary multipliers is two-thirds less
than that of the equivalent binary circuits. Thus, one could imagine that
ten-valued logic system would be a more attractive atlernative to binary
one. In this thesis, a new and completely different calculating machine
which works on the denary system is built. Although this machine can hardly
be compared with the well established and highly developed binary one, both
in speed and size, yet it proves the possibility of applying the magnetic
core to perform decimal arithmetic computation. The simplicity of the circuits
given here also shows that manipulation would be easier and hardwares would
be reduced as compared with the conventional binary case. The limitation on
speed and size of the present circuit is essentially a result of using
large cores with hundreds of turns and ordinary TTL components as building
blocks. If time comes when the core size is reduced, the excitation to
the core is by means of single wires instead of great number of turns, and
the LSI technique is applied, the above two drawbacks could be solved.
The experimental circuits are given in Appendix II. Through the actual
practical work, the practicability of decimal storage idea and circuit
principle is justified. Some problems concerning the reliability of the
data storage in decimal register and calculation were encountered. These
problems are understandable and may be attributed to the following
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reasons: (1). The number of incremental steps required to saturate the
magnetic core depends mainly on the volt-time integral of the inputing
pulses, which in turn depends on the stability of the supplied voltage
level. It is found that if the fluctuation in the supplied voltage to the
magnetic counter is more than 1%, the reliability of the read-out process
will be affected. (2). The voltage drop along the connecting wires and the
capacitance effect among the wires result in losing counts.
The present thesis merely stresses the practicability of storing
multi-bits in one single magnetic core and the development of the common
arithmetic operations based on the decimal register which are built by
these magnetic cores. Of course, this is only one of the many ways which
lead to our final aim of building a computing machine on the common decimal
basis. Another way of tackling is to develop the multiple-valued logic
components directly. However, until the late 1960's most of the reported
work was only of a theoretical nature, leaving little impact on the firmly
established binary approaches in the design of digital systems. Now that
LSI technology has been developed Tepidly, it becomes apparent that multiple-
valued logic offers not only a rich logic structure, but also a considerable
potential for application in physical systems (25). In 1977, the report of
Dao et al also provided an exciting and economical way of realizing multiple-
valued circuits by I2L technologyr(4). Despite the industrious work of many
scientists and engineers, there still remains a large obstacle in practical
application that there is no suitable and inexpensive storage elements.
The magnetic counters introduced here may be one of the solutions. But
there are still some questions to be answered first. The questions include
the selection of magnetic cores and the reliability. If the size of the
cores are chosen very small in order to increase the speed, then the volt-
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time integral of the inputing pulses will have to be very precisely controlled.
Therefore, further investigation must be made so that a suitable and economical
solution can be found.
Since the access time for the magnetic cores is always slow as compare
to that for the bipolar semiconductor memory devices, it is suggested that
some sort of semiconductor devices which play the same role of a magnetic
counter could be employed in constructing the decimal registers in the
arithmetic processor. The original magnetic counters, instead, are to be
employed only in the mass memory system. The device shown in Figure 8.1 is
one of the possible replacement of the magnetic counter used in the arithmetic
processor. This is Just a ten-bit up-counting shift register. Input pulses
are fed into this register through the terminal (C) whereas output signal
is obtained at the terminal (o/p). This device may be used to replace the
magnetic counter in performing various arithmetic operations. Since the
auxiliary tenth complement output cannot be obtained from this device, when
subtraction and division operations are to be performed, only the NCM and
the NCDM can adopted, And as it has been pointed out in Chapter 7, NCN is
preferable to ACM and so is NCDM to ACDN in both operations, thus such
replacement will not complicate the circuitry. On the other hand, since
a zero in such shift register can be detected directly by some suitable
combination logic connected to the flip-flop FFO, thus the checking process
discussed in Chapters 6 and 7 can be omitted, and, at a result, the non-
restoring technique for division may become preferable to the restoring
























































Figure 8.1. A Possible replacement of the magnetic counter (Figur 2.4) Used
in the aritmetic processor.
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APPENDIX I:LAYOUTFOR INDIVIDUAI,CIRCUIT ELEMENT
I.1.Pulse Former
This pulse former is connected to the base of the input trajsistor
q.(Flgure 2.3) to convert inprt pulses of arbitray shape to aquare pulsee
wwith certain preordained voly-time integral. The circuit layout is shown
in Pigure AI.1.1.By adjusting the variable resistor,square pulses of














1.2.Rend Puise Generalor (RPG)
This generator can be able to gibe a burst of ten positiveread pulses
and thus the most essential circuitelement in the read-out operation.The
circuit layout is shouwn in Figur AI.2.1. It includes basically a decade
counter which ensuresthe number of pulses generated is exectly ten.To
mark the end of the tenth read pulse, a Marker Pulse is generated fron the
terminal (MP)This,in fact,isjust a delayed signal of the lastread
pulse. The time chart for various signals generated by the RPO is given in
Figure AI.2.2.
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1. 3. The T- Un i t
during Lne parallel Lransi er of Lrle muiLipiicana into the Partial
Registers, read pulses are allowed to be fed into Register B. This is achieved
by opening the gate connected to the T-terminal of the T--Unit (Figure 6.i
or Figure 7.1). After the 100th read pulse has been generated from the RPG2,
the parallel transfer process ends and the summation of the partial products
begins. This is enabled by pulling (T) to ground. The circuit for this T-Unit
is given Figure AI.3 e 1. In this figure, it can be easily seen that by counting
the number of Marker Pulses (which mark-the end of each burst of ten pulses)
generated from the RPG2) the above mentioned purpose can be achieved. When
the Multiplication Commanding Signal is applied, the state of the flip-flop
is set, giving a high at the terminal (T). The decade counter begins its
count immediately, starting from 110 and increased by one each time'a Marker
Pulse is driven into the decade counter. When the decade counter counts to














Figure AL 3.1. Connection for the T-Unit.
93
will result in a positive trigering pulse at the (R) terminal of the flip-
flop, restting theg state of the flip=flop and gives a "low" level at (T)













Figure AI.3.2 Time chart or various related singals
involve in the T-Unit.
I.40. Clock Pulse Divder
The circuit for this unit is given
in Figure AI.4.1. The function of this
unit is to supply the RPG1 with clock
pulses which frequercy is at least ten
times smallcr than those to RPG2 . This
can be easily6 achi ved by employing a




















the clock pulse divider.
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1.5. Summing Unit (SU) Ac
BCDuring the parallel transfer
s 6FF,
DC 0
process, the RPG2 is triggered R
cc
(MC)directly by the read pulses generated
from the RPG1. But after the tenth
RP4(MP) Q3is
read pulse has been given out from FF
0RPG2(MP) IR
the RPG1, there must be some other
sR(E)
(a) Circuit layout formeans to reactiviate the RPG2 so
the Summing Unit
that the summation process can follow.
The function of this Summing Unit is Ac
Bc
Summing unitDCto reactiviate the RPG2 trice (the
cc
Su (MC)number of times of reactiviation
RPG1(MP)
Rf- (PI
depends on the number of Partial
Registers) after all the partial
SRQ(
products have been stored in the
(b) Symbol for the
corresponding Partial Register.
Summing Unit (SU).
This can be done b- the circuit Figure AI.5.1.
shown in Figure AI.5.1. The time chart for various related signals is
given in Figure AI.5.2. This chart illustrates how this simple circuit
can accomplish the job ct I velRPG2(MP) Ck
Vu A QA1.6. Shift Register (SR)
z
.g Qa
The circuit connection for
Qc4. C
multiplication is shown in Figure
°Vcc
(E)- -ODVcc qAI.6.1. The Shift Register for
QfG
other desired operations can be Rpgi(Mp S0FE G
Ix
built in the similar manner.
Figure AI.6.1.

















Fiure AI.5.2. Time chart for various signals involve in the SU,
I.7..Process Control Unit (PCU)
The circuit layout for the ''fb.ii ProeesgConfroi
aile, unit (pcu)
Process Control Unit is shown in
00Figure AI.7.1. It consists mainly 1 0 Qi
a shift register which counts the
number of shifting processes as
QaqS FFK 0 4indicated by the positive pulses IA
input via the terminals (i/p.1)
Figure AI.7.1. Circuit layout
and (i/p.2). for the Process Control Unit.
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I.8. Restoring Checking Circuits (RCC1 RCC2)
since theree are two different division methhodo (Sections 5.2.5.2)
0.4), there will be two kinds of' Restoring Checking Circuits, namely,
RCC1 and RCC2. The circuit layout for these two units are shown in Figure
AI.8.1 and AI.8.2 respectively. As it has been given in Figures 6.10 and
6.11 before, RCC1 is used in ACDM while RCC2 is in NCDM. Both units compris(
mainly of two sub-units: the Checking Control Unit (cco) and a Nine Pulse
Generator (NPG). To fulfil two different kind of checking and restoring
work, there are accordingly two different Checking Control Units (CCU's).
That (CCU1) for ACDM is shown in Figure AI-8.3 whereas that (CCU 2) for
NCDM is given in Figure AI.8.4. The layout for the Nine Pulse Generator
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Figure AI.8.4.R OCheckingControlUnit2 The Checking Control
(ccu2)







APPENDIX II: CONSTRUCTED CIRCUITS
The constructed circuits include an Input, Selection & Display System
and an Addition' Multiplication Unit which circuitry is essentially the
same as that shown in Figure 6.4.
II.1. Input, Selection Display System.









Figure AI1.1.1. The Input, Selection Display System.
It consists of three main parts: the data input part, register selecting
part and the LED display part.
II.1.1. Data input part
'rne circuit for the Data input part is shown schemetically in Figure
AII.1.2. It includes mainly a key board to act as a matrix'of switches, a


















combinational logic (L1) and a decade counter which controls the number of
pulses to be fed into the cores. The F1F unit is made up of five identical
blocks of circuits one of which is given in Figure AII.1.3. In this figure,
one can see an TTL IC flip-flop SN7473 is used o The flip-flop is set when
key board A
Vccvcc
C1 J1 . vccCK1o.1/u
loon CII Q
SN7473






27KCircuit for a portion of 0.03/u






one of the switches Ci (i= 0,..., 9) is being pressed and is reset by
signal at the terminal (A) immediately after the corresponding number of




















Figure AII.1.4.CA Circuit for the blockE
C8




The circuit for the block of combinational logic (L1) is given in Figure
AII.1 .4 whereas the connection for the decade counter is given in F iguzre
AII.1.5. The flip-flop FF1 (Figure AII.1.2) is built by two identical
transistors and is shown in Figure AII.1.6. The circuits for the two pulse
formers, 1 2, are also given in Figures ATI.1.7 and AII.1.8.
The basic working principle of this data input unit is to give a
desired number of pulses when the corresponding switch is pressed. This is
done by counting the number of pulses which pass through the output AND
gate. The counting mission is carried out by the decade counter which then




















































Figure AII.1.7. Pulse former 1. Figure AII.1.8. pules former 2.
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II.2. Register selectin part
The circuit for this selecting part is shown schemetically in Fimire
AII.1.9. It includes mainly a key board, a column of flip-flops (circuit
for which is essentially the same as that given in Figure AII.1.3), a
block of combinational logic (L2) and a shift register.
(/ARP)of data input part
RI/ A/iR
R2 R2
key BR3 L2F2board fourdigR'








Figure AII.1.9. Circuit layout for the register selecting part.
The circuits for the logic block (A) C1Ck
(L2) and the shift register are shown QAaVcc A
Grespectively in Figure AII.1.10
zG. C Qca
and AII.1.11. The main function
Vcc G4 Vcc
of the shift register is to control G QD, 0.05/A
G Ethe destination of the input data
3.9K I os'1P.L
so that the input pulses can reach
f -the desired memory unit. Incv
I1UP





















11.2. Addition and Multiplication Unit
This unit includes six four-digit decimal registers: Register A to
store the multiplier, Register B to store the multiplicand (Figure AII.2.1)
and Registers C1 to C4 to store the partial products and final product
(Figure AII.2.2). The Pulse Formers for Register C1 'to C4 are constructed
in a separate board which is shown in Figure AII.2.3. The whole multipli-
cation process is under the control of the circuit elements which are built
on the board shown in Figure AII.2.40 It consists of two Read Pulse Genera-
tors, RPG1 and RPG2, the T-Unit, Summing Unit (SU), the Shift Register (SR),
the Clock Pulse Divider and several Carry Forward Units (CFU). The parallel
transfer of the multiplicand into the Partial Registers C1 to C4 and the
reading out of the multiplier to control the number of times of shift are
enabled through the Parallel Transfer Units built on the circuit board
shown in Figure AII.2 0 5. The RPG to read the result out to the LED display
unit is also built on the same board,
pulse iormers
for A` B
Figure AII.2.1. Decimal Registers A and D (with pulse formers).
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Figure AII.2.2. Decimal Registers C1, C2, C3 and C4 (without pulse
formers).
Figure AII.2.3. Pulse Formers for Registers C1 to C4
106
Figure AII.2.4. The main control and timing units including
RFG1, RPG2, T-Unit, Summing Unit, Shift
Register, Clock Pulse Divider and several
CFU's etc. are built on one single board.
Figure All.2.5. Circuit elements built on this board include
three PTU's and one RFG to read the result out
to the LED display unit.
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